SS-50/C MOTHERBOARD and BAUD RATE GENERATOR

User's Manual

COPYRIGHT @1980 GIMIX Inc. 1337 W. 37th Place Chicago, IL 60609 312-927-5510 * TWX 910-221-4055

All Rights Reserved

Reproduction of this manual, in whole or part, by any means, without express written permission from GIMIX, Inc. is strictly prohibited.

GIMIX™ and GMX™ are trademarks of GIMIX, Inc. Chicago, IL 60609

6800-6809 MOTHER BOARD

INTRODUCTION

The GIMIX GHOST MOTHER BOARD provides bus interconnections and physical support for the other boards in the GIMIX GHOST computer. It has 15 slots for full-sized (SS-50) boards, and 8 slots for I/O-sized (SS-30) boards, plus a special 10 pin slot for the baud rate generator. The board has many features which make it very versatile and easy to use in a variety of applications and configurations.

FEATURES

- * Fully compatible with the SS-50 (6800) and SS-50C (6809) buses.
- * Gold bus connectors
- * 4, 8, or 16 decoded addresses per I/O slot
- * Extended address decoding for the I/O section
- * The I/O block is DIP-switch addressable to any 32, 64, or 128 byte boundary (depending on the selected number of addresses per slot).
- * Baud rate generator (75 to 38,400 baud)
- * All data, address, and control lines are terminated and separatd by noise reducing ground lines.

HARDWARE CONFIGURATION

I/O SLOT SIZE

There are two ways to change the I/O slot size depending on the users needs. The board is normally supplied with one 74LS244 IC. installed at location U-5 and DIP-switch S2-3 ON (CLOSED). This selects 16 decoded addresses per I/O slot which is normal for 6809 systems. To select either 4 or 8 addresses per slot move the 74LS244 to location U-3 (4 addresses) or U-4 (8 addresses) and set the corresponding section of S-2 ON (S2-1 for 4 and S2-2 for 8).

If you wish to be able to change I/O slot size by DIP-switch alone without moving the 74LS244 you can install additional 74LS244s at locations U-3 and U-4 and turn on the proper switch section for the desired slot size. NOTE: BE SURE ONLY THE DIP-SWITCH SECTION CORRESPONDING TO THE DESIRED SLOT SIZE IS ON, THE OTHER 2 OF THE 3 SECTIONS (S2-1,2,3,) THAT CONTROL SLOT SIZE MUST BE OFF.

Regardless of the method selected for determining I/O slot size, when using 8 addresses per slot, S2-4 (A5) MUST BE OFF (OPEN) for correct address decoding. When using 16 addresses per slot, S2-4 (A5) and S2-5 (A6) MUST BE IN THE OFF (OPEN) POSITION for correct decoding.

I/O BLOCK ADDRESSING

The entire I/O block is enabled or disabled by S1, section 1. The base address of the I/O block is set by DIP-switch S1; sections 2, 3, 4, and 5; and S2, sections 3, 4, 5, 6, 7, 8, 9, and 10. Extended address decoding for the I/O block is enabled or disabled by S1; section 6, and set by S1; sections 7, 8, 9, and 10.

If S1-1 is ON (CLOSED) the entire I/O block is disabled and does not appear in the address space. S1-1 should be set OFF (OPEN) to enable the I/O section.

S1; sections 2 through 5, correspond to address bits Al2 through Al5 respectivly and S2; sections 4 through 10 correspond to A5 through Al1. These switches should be set to match the bit pattern for the desired base address. A switch set ON (CLOSED) corrresponds to a 1 in that bit position and a switch set OFF (OPEN) corresponds to a 0.

If Sl-6 is OFF (OPEN) extended address decoding is disabled and the board only decodes the regular l6 address lines. If Sl-6 is ON (CLOSED) the I/O block responds to both the regular l6 address lines and the 4 SS-50C extended address lines. When extended address decoding is enabled, the desired extended address is set using Sl; sections 7 through l0, which correspond to address lines Al6 through Al9. A switch set ON (CLOSED) corresponds to a l in that bit position and a switch set OFF (OPEN) corresponds to a 0.

ADDRESSING EXAMPLE

STANDARD ADDRESS CONFIGURATION FOR 6809 SYSTEMS USING GMXBUG-09 AND GIMIX FLEX**

	52		21	
SECTION	SETTING	SECTION	SETTIN	G
1 2 3 4 5 6 7 8 9 10	ON 16 OFF A5 MU OFF A6 OFF A7 = OFF A8 = OFF A9 = OFF A10 =	ADDR. 1 R SLOT 2 3 ST BE 4 OFF 5 0 6 0 7 0 8 0 9 0 10		= 1 = 1 ADD OFF 'T CARE 'T CARE 'T CARE

THE ABOVE EXAMPLE SHOWS THE BOARD SET FOR 16 ADDRESS PER I/O SLOT, I/O BOCK ENABLED AT \$E000, AND EXTENDED ADDRESSING DISABLED. NOTE: S2,4 and 5 must be off when using 16 addresses per slot.

JUMPER OPTIONS

BAUD RATE OPTION JUMPER (JA-1)

00

JA-1 is used to connect the baud rate lines from the 30 pin I/O bus to the corresponding lines on the 50 pin bus. This jumper area consists of 2 rows of 5 pins which can be strapped as required using wire-wrap or standard 0.1" jumper blocks. Do not install jumpers if the extended address lines are being used. Figure A, of the switch and jumper options drawing shows the pinouts for JA-1.

INTERRUPT OPTION * UD-1 UD-2 JUMPER (JA-2)

JA-2 is used to connect either the NMI line or the 6809 FIRQ line from the 50 pin bus to the FIRQ/NMI line of the 30 pin bus. Figures C and D of the switch and jumper options drawing show the proper jumper position for connecting either interrupt to the 30 pin bus. This jumper area also provides external connection points for the SS-50 user defined lines: UD-1 and UD-2. Figure B shows the pinouts of JA-2.

SLOW I/O OPTION JUMPER (JA-3)

The motherboard includes a slow I/O circuit for use with 6809 systems. When enabled the circuit generates a pulse on te 6809 MRDY line each time an I/O port is accessed by the processor. This allows slower I/O devices, such as disk controllers, to be used in systems with 1.5 or 2 MHz. clock speeds. Figures E, F, and G of the switch and jumper options drawings show the pinout of JA-3 and the proper jumper positions for slow I/O ON and OFF.

PIO DISK OPTION * UD-3 UD-4 JUMPER

When using 30 pin PIO (programmed I/O) disk controllers such as the GIMIX 5/8 or DOUBLE DENSITY PIO controllers at 4 addresses per I/O slot, a jumper is required to connect the I/O select line from I/O port #5 to the RS-2 (UD-3) line of the 30 pin bus. JA-4 provides this jumper option. Figures H, I, and J show the pinouts and jumper positions for JA-4. This jumper area also provides external connection points for the user defined lines UD-3 and UD-4 in 6800 applications.

TERMINATION OPTIONS JA-5

JA-5 provides two options for terminating the SS-50C MRDY / SS-50 MRST and the SS-50C BUSY / SS-50 NMI bus lines. These lines are normally pulled-up to the +5V supply with the jumpers shown in figure L of the switch and jumper option drawing. By changing the jumpers these lines can be connected to passive terminating networks, instead of the pull-ups, for special applications. Figure K shows the pinouts of JA-5

EXTERNAL CONNECTIONS

POWER SUPPLY CONNECTIONS

Power connections to the board are provided by solder pads located near the center of the board. The 8V bus is split into two separate sections to allow greater current capacity. The board is normally supplied with wires attached to the pads, for connection to the power supply. These wires are color coded as follows:

```
BLACK ---- COMMON GROUND RETURN

TAN ----- + 8V DC (First 9 50 pin slots)

RED ----- + 8V DC (Last 6 50 pin slots + I/O section)

YELLOW ---- + 16 V DC

BLUE ----- - 16 V DC
```

The 8 Volt output of the GIMIX power supply is split into two separate sections with separate fuses. The two fuses can be selected to provide the required current to each of the two motherboard sections. The combined total current rating of the two fuses must not exceed the 30 Amp. maximum capacity of the power supply. Systems are normally supplied with two 15 Amp. fuses installed. The maximum fuse size is limited to 25 Amps. by the fuse clip rating. Fuses rated for 32 Volts should be used to limit voltage drop across the fuse. If 125 or 250 Volt fuses are used the drop at higher current will be excessive.

6800 MASTER RESET CONNECTOR CA-1

The front panel reset switch on GIMIX systems is provided with a 5 pin connector. A matching connector, CA-1, on the motherboard is used to connect the switch to the 6800 reset line MRST. In 6800 systems the reset switch should be connected to the motherboard at CA-1. In 6809 systems the reset switch connects directly to a matching connector on the GIMIX 6809 CPU board and CA-1 is not used. The connectors are polarized to prevent improper installation. Figure o of the switch and jumper drawing shows the pinouts for CA-1


PILOT LIGHT CONNECTOR CA-2


CA-2 provides power and ground connections for the LED power indicator on the front panel of GIMIX systems. Figure P of the switch and jumper drawing shows the pinouts of CA-2.

SS-50 BUS DESIGNATIONS

SS-50	GIMIX	SS-50C	SS-3Ø	GIMIX	SS-3ØC
DD12345675443210 DDDD5675443210 AA110 AA110 AA110 AA14AAAAAAAAAAAAAAA	DØ D1 D2 D3 D4 D5 D6 D7 A13 A12 A10 A9 A7 A6 A4 A3 A1 A9 A8 A7 A6 A4 A8 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1	DØ D1 D2 D3 D4 D5 D6 D7 A15 A14 A13 A12 A11 A9 A8 A7 A6 A5 A4 A3 A2 A1 A9 GND GND GND H8V +8V -16 +16	UD3 UD4 -12 +12 GND INDEX NMI IRQ RS1 D01 D23 D4 D5 D6 D7 Ø2 R/WV +8V 12ØØb 3ØØb 15Øb 11Øb RES0 I1Øb RES1	RS2 RS3 -16 +16 GND GND INDEX FIRQ RS0 RS1 D0 D1 D2 D3 D4 D5 D6 D7 E /W +8V 1200b/C 1500b/A RESET CS	RS2 RS3 -16 +16 GND GND INDEX I FIRQ RS0 RS1 D0 D1 D2 D3 D4 D5 D6 D7 E R/W +8V 1200b 300b 110b REST I/O SEL
INDEX MRST NMI IRQ UD2 UD1 Ø2 VMA R/W RESET BA Ø1 HALT 11Øb 15Øb 3ØØb 6ØØb 12ØØb	INDEX MRDY NMI/BUSY IRQ FIRQ Q E VMA R/W RESET BA BS HALT BUSRQ S3/A19 S2/A18 S1/A17 SØ/A16	INDEX MRDY BUSY IRQ FIRQ Q E VMA R/W RESET BA BS HALT BUSRQ or 110b 9600b or S3 300b or S2 4800b or S0	INDICATE THE SIGN.	IS CHART D THE POLAR ALS. IT IS ON OF THEI	ITY OF ONLY A

THE NAMES IN THE "GIMIX" COLUMN REFLECT THE DESIGNATIONS THAT APPEAR ON THE MOTHER BOARD ITSELF AND IN THE DOCUMENTATION. THE ACTUAL SIGNALS AT SOME OF THE PINS DEPENDS ON THE JUMPER CONFIGURATION OF THE BOARD AND THE PARTICULAR CPU CARD INSTALLED.





GIMIX BAUD RATE GENERATOR BOARD

This board is a companion board to the GIMIX 6800/6809 mother board. It plugs into a special 10 pin slot on the motherboard to provide Baud rate clocks for serial I/O interfaces. It can also be adapted for use in other systems that need a baud rate generator.

FEATURES

- * 11 standard baud rates from 75 to 38.4K
- * Easy jumper selection of baud rates
- * Fully buffered output
- * Provisions for software baud rate select controlled by the output of an external parallel port

JUMPER OPTIONS

BAUD RATE GROUP SELECT JA-1

The MCl44ll can be programmed to provide one of four groups of output frequencys by applying the proper voltage levels to its RATE SELECT (A) and RATE SELECT (B) inputs. Jumper area JA-l is used to program the MCl44ll for the desired group. The RATE SELECT (B) input is normally tied HIGH (l) by a PC board trace and jumper blocks are used to tie RATE SELECT INPUT (A) either LOW (0) or HIGH (l) to select either the LOW GROUP or the HIGH GROUP. See the MCl44ll data sheet for more information. The following table shows the baud rates available at the BAUD RATE SELECT JUMPERS when either group is selected.

JUMPER POSITION	LOW GROUP	HIGH GROUP
X	*	*
7 5	75	300
110	110	440
150	150	600
300	300	1200
600	600	2400
1200	1200	4800
2400	2400	9600
4800	4800	19.2K
9600	9600	38.4K

^{*} The baud rate on this line is determined by the software select option.

NOTE: All references to baud rates assume a serial interface that requires a 16X baud rate clock. The actual clock frequency generated is 16 times the figure shown for baud rate.

To select the LOW GROUP jumper pad (A) to (G) at JA-1. To select the HIGH GROUP jumper (A) to (+5).

BAUD RATE SELECT JUMPERS

Five double rows of jumper pins are used to connect the desired baud rate to the baud rate lines of the bus. These strips; labeled A, B, C, D, and E, correspond to the 110, 150, 300, 600, and 1200 baud lines on the bus respectively. The following example illustrates some sample jumper connections:

	A	В	, C	D	E
X	* * *				
7 5					·
110			• •		• • •
150					
300	• •		* * *	• •	• •
600	• •	• •	• •	• •	
1200					* * *
2400					
4800					
9600	• •	***		• •	• .

*** = jumper installed

In the above example the following baud rates are selected; assuming the LOW GROUP is selected at JA-1. If the HIGH GROUP is selected the baud rates shown below are multiplied by 4; 9600 baud becomes 38.4K etc.

BUS LINE	BAUD R	ATE		
110(A)	SOFTWARE S	ELECT		
150(B)	9600			
300(C)	300			
600(D)	NONE	NONE		
1200(E)	1200			


SOFTWARE BAUD RATE SELECT


The board can be connected to the output of an external parallel port to permit software selection of baud rates. The software selected rate is available at the jumpers labeled X and can be connected to any of the baud rate lines on the bus.

The 3 input lines for software selection are available at the connector CA-1. These are LS TTL inputs and the binary data placed on the lines selects 1 of 8 possible baud rates. The line labeled "A" is the least significant, and "C" is the most significant bit.


Any of the 8 fastest baud rates, 110 through 9600 if the LOW GROUP or 440 through 38.4K if the HIGH GROUP is selected, can be software selected. The baud rates are selected sequentially with "000" on the select inputs selecting the slowest rate and "111" selecting the fastest.


The select inputs do not latch the input data. Any time the input data changes the baud rate will change.





COMPONENT LAYOUT





COMPONENT LAYOUT